

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J64 MLB_2C

Tue Jun 17 14:50:55 2014

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
4	0002902719	ENGINEERING RELEASED	2014-06-17

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table of Contents	J64_2C	2013-08-14
2	4	COMMON PARTS TABLE	J64_2C	2014-01-15
3	6	POWER FLOW, DIAG LEDS	J50I	2014-01-17
4	7	POWER FLOW CONT.	J50I	2014-01-17
5	9	MECHANICAL STAND-OFFS, BOSSES, ETC.	J50I	2014-01-17
6	10	CPU GFX/NCTF/RSVD	J64_2C	2014-01-16
7	11	CPU Misc/JTAG/CFG/RSVD	J64_2C	2014-01-16
8	12	CPU DDR3/LPDDR3 Interfaces	J70_DINI	2014-01-17
9	13	CPU/PCH POWER	J41	2014-01-17
10	14	CPU/PCH GROUNDS	J41	2014-01-17
11	16	CPU Decoupling	J64_2C	2014-01-20
12	18	PCH Decoupling	J41	2014-01-17
13	19	PCH Audio/JTAG/SATA/CLK	J41	2014-01-17
14	20	PCH PM/PCI/GFX	J64_2C	2014-01-16
15	21	PCH PCIe/USB/LPC/SPI/SMBus	J64_2C	2014-01-16
16	22	PCH GPIO/MISC/LPIO	J64_2C	2014-01-16
17	24	CPU/PCH Merged XDP	J64_2C	2014-01-16
18	26	SPI ROM / LPC+SPI Conn.	J64_2C	2014-01-17
19	27	Chipset Support	J64_2C	2014-01-21
20	28	Project Chipset Support	J64_2C	2014-01-16
21	29	DDR3 SIGNAL ALIASES, EMI CAN	MASTER	2014-01-17
22	30	DDR3 VREF MARGINING	J70_GAREN	2014-01-17
23	31	LPDDR3 DRAM Channel A (0-31)	J41_MLB	2014-01-17
24	32	LPDDR3 DRAM Channel A (32-63)	J41_MLB	2014-01-17
25	33	LPDDR3 DRAM Channel B (0-31)	J41_MLB	2014-01-17
26	34	LPDDR3 DRAM Channel B (32-63)	J41_MLB	2014-01-17
27	35	LPDDR3 DRAM Termination	J41_MLB	2014-01-17
28	36	ETHERNET PHY (CAESAR IV+)	J64_2C	2014-01-14
29	37	ETHERNET SUPPORT	J64_2C	2014-01-14
30	38	ETHERNET CONNECTOR	J50I	2014-01-17
31	39	SD CARD READER	J64_2C	2014-01-16
32	41	WIRELESS,BT CONNECTOR	J64_2C	2014-01-15
33	42	WIRELESS MECHANICAL	J64_2C	2014-01-15
34	43	SSD Connector	J64_2C	2014-01-17
35	44	HDD SATA CONNECTOR	J64_2C	2014-01-15


PDF	CSA	CONTENTS	SYNC MASTER	DATE
36	45	USB EXTERNAL PORTS A & B	J50I	2014-01-17
37	46	USB EXTERNAL PORTS C & D	J50I	2014-01-17
38	47	IR CONTROLLER	J50I	2014-01-17
39	48	IR/SIL, PWR BTTN	J50I	2014-01-17
40	49	SMC	J64_2C	2014-01-21
41	50	SMC Support	J64_2C	2014-01-21
42	52	SMBus Connections	J50I	2014-01-17
43	53	Voltage & Load Side Current Sensing	J64_2C	2014-01-15
44	54	High Side Current Sensing	J50I	2014-01-17
45	55	THERMAL SENSORS	J64_2C	2014-01-23
46	56	AUDIO:CODEC 1	SUPER_IO	2014-06-16
47	57	AUDIO:CODEC 2	SUPER_IO	2014-06-16
48	60	AUDIO:LINE IN PATH	J50I	2014-06-16
49	61	AUDIO:JACKS	J50I	2014-06-16
50	63	AUDIO:SPEAKER AMP	J50I	2014-06-16
51	65	Fan Control Circuit	J50I	2014-01-17
52	67	Power FETs	J64_2C	2014-01-15
53	68	POWER CONTROL 1: S5-S3	J64_2C	2014-01-16
54	69	POWER CONTROL 2:S0	J64_2C	02/03/2014
55	72	VR - 3.3V G3H AND 5V S4	J64_2C	2014-01-21
56	73	VR VDDQ S3 / 1.8V S3	J64_2C	2014-01-23
57	74	CPU VR12.6 VCC Regulator IC	J64_2C	2014-01-17
58	75	CPU VR12.6 VCC POWER STAGE	J4I	2014-01-17
59	77	VR 1V05 S0	J64_2C	2014-02-04
60	78	VR - MISC	J50I	2014-01-17
61	79	PSU CONNECTOR, MISC CAPS	J50I	2014-01-17
62	90	Thunderbolt Host (1 of 2)	J64_2C	2014-01-17
63	91	Thunderbolt Host (2 of 2)	J64_2C	2014-01-17
64	92	TBT POWER SUPPORT	J64_2C	2013-08-14
65	93	TBT MISC	J64_2C	2014-01-14
66	94	TBT CONNECTOR A	J64_2C	2014-01-20
67	95	TBT CONNECTOR B	J64_2C	2014-01-20
68	96	DISPLAY MUX, HDMI DDC ID ROM	J64_2C	2014-01-21
69	97	HDMI RETIMER	J64_2C	2014-01-20
70	98	HDMI CONNECTOR	J64_2C	2014-01-16

PDF	CSA	CONTENTS	SYNC MASTER	DATE
71	100	PCB Rule Definitions	J501	05/16/2011
72	101	PCH Constraints 1	IO BOARD	05/16/2011
73	102	MEMORY Constraints	IO BOARD	05/16/2011
74	110	AUTO-CONSTRAINTS 1		
75	111	AUTO-CONSTRAINTS 2		
76	112	AUTO-CONSTRAINTS 3		
77	113	AUTO-CONSTRAINTS 4		
78	114	AUTO-CONSTRAINTS 5		
79	115	AUTO-CONSTRAINTS 6		
80	116	AUTO-CONSTRAINTS 7		
81	150	FUNCTIONAL / ICT TEST PROPERTIES	J64_2C	01/28/2014
82	151	NO_TEST PROPERTIES	J64_2C	03/11/2014
83	500	LAST SCHEMATIC PAGE		


DOCUMENTS / BOARDS / ASSEMBLIES


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-1907	1	SCH,MLB_2C,J64	SCH		
820-5509	1	PCBF,MLB_2C,J64	MLB		
639-6870	"FWY2"	PCBA,MLB_2C,GD,J64			
685-00009	1	PCBA,MLB_2C,COMMON PARTS,J64	CBOM		CMN_PARTS_BOM
085-00321	1	PD PARTS,POST SMT,MLB,J64	PSMT		POST_SMT_PARTS
985-1874	1	DEV PARTS,PCBA,MLB_2C,J64	DEV1		DEVELOPMENT_LIST


DRAWING
TITLE=SHORTSTACK
ABBREV=DRAWING

DRAWING TITLE	
SCHEM, MLB 2C, J64	
 Apple Inc.	DRAWING NUMBER
	051-1907
	SIZE
	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION
	4.0.0
	BRANCH
	PAGE
	1 OF 500
	SHEET
	1 OF 83


	8	7	6	5	4	3	2	1		
D	CPU / PCH		DRAM Parts						D	
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	Alternate Parts			
	337S4526	1	HSWULT,SR16L,PRQ,C0,1.4,15W,2+3,3M,BGA	U1000	CRITICAL	CPU_HSW:1.4G_OLD	PART NUMBER	ALTERNATE FOR PART NUMBER		
	337S00011	1	HSWULT,SR16T,PRQ,C0,1.4,15W,2+3,3M,BGA	U1000	CRITICAL	CPU_HSW:1.4G	104S0046	104S0047		
	337S4596	1	HSWULT,SR18A,PRQ,C0,2.4,28W,2+3,3M,BGA	U1000	CRITICAL	CPU_HSW:2.4G_OLD	107S00016	107S0118		
	998-00522	1	HSWULT,QGZS,QS,C0,2.6,28W,2+3,1.1,3M,BGA	U1000	CRITICAL	CPU_HSW:2.6G_NEW	107S0255	107S0240		
	337S00049	1	HSWULT,SR12V,PRQ,C0,2.6,28W,2+3,1.1,3M,BGA	U1000	CRITICAL	CPU_HSW:2.6G_PRQ	107S0254	107S0241		
	337S4597	1	HSWULT,SR189,PRQ,C0,2.6,28W,2+3,3M,BGA	U1000	CRITICAL	CPU_HSW:2.6G_OLD	107S0372	107S00011		
	998-00521	1	HSWULT,QGZR,QS,C0,2.8,28W,2+3,1.1,3M,BGA	U1000	CRITICAL	CPU_HSW:2.8G_NEW	127S0164	127S0162		
	337S00048	1	HSWULT,SR12U,PRQ,C0,2.8,28W,2+3,1.2,3M,BGA	U1000	CRITICAL	CPU_HSW:2.8G_PRQ	128S0398	128S0220		
C	TBT CONTROLER		DRAM Parts						C	
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	128S0364	128S0264		
	338S1247	1	IC,TBT,FR-4C,A0,PRQ,CIO,SR1JC,FCBGA288	U9000	CRITICAL		128S0371	128S0376		
	PROGRAMMED PARTS		DRAM Parts							
	EFIROM		DRAM Parts							
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	128S0375	128S0378		
	341S00041	1	IC,EFI,V0163,J64	U2600	CRITICAL	BOOTROM:J64-POC	128S0377	128S0378		
	341S00054	1	IC,EFI,V0171,J64	U2600	CRITICAL	BOOTROM:J64-LQ	132S00012	132S0401		
	SMC		DRAM Parts							
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	138S0630	138S0541		
B	338S1214	1	IC,SMC12-B1,BLANK,157BGA	U4900	CRITICAL	SMC:BLANK	138S0648	138S0652		
	341S00027	1	IC,SMC-B1,EXT,V2.21A43,POC/CM,J64	U4900	CRITICAL	SMC:J64_POC	138S0739	138S0706		
	341S00061	1	IC,SMC-B1,EXT,V2.22A0,EVT,J64	U4900	CRITICAL	SMC:J64_EVT	138S1103	138S0719		
	IR		DRAM Parts							
	341S3647	1	IC,IR CONTROLLER,V1.0,J50	U4700	CRITICAL	IR_FRMWR:J50_PVT	138S00012	138S0771		
	ENET		DRAM Parts							
	341S00038	1	IC,ENET ROM,NUMONYX,V1.15,J64	U3690	CRITICAL	ENET_ROM:J64_POC	138S00013	138S0772		
	341S00039	341S00038	U3690	IC,ENET ROM,ADESTO,V1.15,J64	ENET_ROM:J64_POC		138S0860	138S0775		
	TBT		DRAM Parts							
	335S0915	1	IC,SRL SPI FLASH ROM,4MBIT,50MHZ,USON8	U9090	CRITICAL	TBTROM:BLANK	138S00015	138S0777		
A	341S00035	1	IC,EPROM,T29,FALCON RIDGE(V23.1),J64	U9090	CRITICAL	TBTROM:J64_POC	138S00016	138S0812		
	341S00060	1	IC,EPROM,T29,FALCON RIDGE(V24.4),J64	U9090	CRITICAL	TBTROM:J64_EVT	138S0786	138S0847		
	NON-SCHEMATIC PARTS		DRAM Parts							
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	152S1876	152S1804		
	946-4345	1	MLB UV EDGE BOND,J50I	UVEB	CRITICAL		152S1447	152S1873		
	946-3190	1	MLB ADHESIVE,LOCTITE	ADHS	CRITICAL		155S0578	155S0367		
	COMMON PARTS TABLE		DRAM Parts							
	946-4345	1	MLB UV EDGE BOND,J50I	UVEB	CRITICAL		197S0479	197S0478		
	946-3190	1	MLB ADHESIVE,LOCTITE	ADHS	CRITICAL		197S0481	197S0480		
	COMMON PARTS TABLE		DRAM Parts							
	946-4345	1	MLB UV EDGE BOND,J50I	UVEB	CRITICAL		197S0542	197S0544		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM		0.51 GRAM		0.048GRAM		0.048GRAM		
www.teknisi-indonesia.com		0.51 GRAM								









CPU / PCH HEATSINK MOUNTING HOLES / NUTS




SPEAKER BOSSES



BLOWER SUPPORT POSTS




FINSTACK END MOUNT




www.teknisi-indonesia.com


CONNECTOR RETAINING CLIP BOSSES




ENCLOSURE/MLB MOUNTING POSTS



REAR I/O FENCE MOUNTING BOSS



GND HOOKS






PLACE ONE ON EACH SIDE OF BOARD IN EASILY ACCESSIBLE LOCATION. LABEL "GND".


REMINDER TO SPRINKLE GND VIAS AROUND THE BOARD.




SYNC MASTER=J501		SYNC DATE=2014-01-17	
PAGE TITLE		MECHANICAL STAND-OFFS, BOSSES, ETC.	
		DRAWING NUMBER	051-1907
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	9 OF 500
		SHEET	5 OF 83













teknisi-indonesia

SYMC PARTSHEET-341		SYMC DATE=2014-01-11	
PAGE TITLE			
CPU/PCH POWER		DRAWING NUMBER	051-1907
Apple Inc.		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	13 OF 500
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	9 OF 83
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







SYNC MASTER=J64_2C		SYNC DATE=2014-01-20	
PAGE TITLE			
CPU Decoupling			
 Apple Inc.	DRAWING NUMBER	051-1907	SIZE D
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	16 OF 500
		SHEET	11 OF 83



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0
as well as from clarification email, from Srin, dated 9/10/2012 2:11pm.

SYNC MASTER=J41		SYNC DATE=2014-01-17	
PAGE TITLE			
PCH Decoupling			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-1907	D
		REVISION	
		4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		18	OF 500
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		12	OF 83
IV ALL RIGHTS RESERVED			



D

C

B


A

D

C

B

A

SYNC MASTER=J41		SYNC DATE=2014-01-17	
PAGE TITLE			
PCH Audio/JTAG/SATA/CLK			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-1907		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		19 OF 500	
SHEET		13 OF 83	

D

C

B




A

D

C

B

A




SYNC MASTER=J64 2C

SYNC DATE=2014-01-16

PAGE TITLE

PCH PM/PCI/GFX



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1907

REVISION

4.0.0

BRANCH

PAGE

20 OF 500


SHEET


14 OF 83

SIZE

D

8 7 6 5 4 3 2 1





CRITICAL OMIT TABLE

U1000	GPIO18
HASWELL-ULT	GPIO15 (IPD-RSMRST#)
2C+GT2	GPIO16
BGA	GPIO17
SYM 10 OF 19	GPIO24
BMBUSY*/GPIO76	GPIO27 (IPD-DeepSx)
	GPIO28
	GPIO26
	GPIO56
	GPIO57
	GPIO58
	GPIO59
	GPIO44
	GPIO47
	GPIO48
	GPIO49
	GPIO50
	HSIOPC/GPIO71
	GPIO13
	GPIO14
	GPIO25
	GPIO45
	GPIO46
	GPIO9
	GPIO10
	SDIO_CLK*/GPIO64
	SDIO_CMD*/GPIO65
	SDIO_POWER_EN/GPIO70
	DEVSLP1*/GPIO38
	DEVSLP2*/GPIO39
	SPKR/GPIO81 (IPD-ULTRST#)

THRMTRIP*	D60	PM THRMTRIP L	41 77
RCIN*/GPIO82	V4	TBT CIO PLUG EVENT L	62 65
SERIRQ	T4	LPC SERIRQ	16 18 40 76 81
PCH_OPI_COMP	AW15	PCH OPI_COMP	
RSVD	AF20	XNC	
RSVD	AB21	XNC	
GSPI0_CS*/GPIO83	R6	MEM GOOD LED	16
GSPI0_CLK/GPIO84	L6	PD GPIO84	16
GSPI0_MISO/GPIO85	N6	PD GPIO85	16
GSPI0_MOSI/GPIO86	L8	PD GPIO86	16
GSPI1_CS*/GPIO87	R7	PCH GSPI1 CS L	16
GSPI1_CLK/GPIO88	L5	PCH GSPI1 CLK	16
GSPI1_MISO/GPIO89	N7	PCH GSPI1 MISO	16
GSPI_MOSI/GPIO90	K2	PCH GSPI1 MOSI	16
UART0_RXD/GPIO91	J1	AP S0IX WAKE L	16 74
UART0_TXD/GPIO92	K3	HDMITBTMUX FLAG L	16 68
UART0_RTS*/GPIO93	J2	JTAG ISP TDO	16 20
UART0_CTS*/GPIO94	G1	AP RESET L	
UART1_RXD/GPIO100	K4	PCH UART1 RXD	16
UART1_TXD/GPIO101	G2	PCH UART1 TXD	16
UART1_RST*/GPIO102	J3	PCH UART1 RTS L	16
UART1_CTS*/GPIO103	J4	PCH UART1 CTS L	16
I2C0_SDA/GPIO104	F2	PCH I2C0 SDA	16
I2C0_SCL/GPIO105	F3	PCH I2C0_SCL	16
I2C1_SDA/GPIO106	G4	PCH I2C1 SDA	16
I2C1_SCL/GPIO107	F1	PCH I2C1_SCL	16
SDIO_CLK*/GPIO64	E3	TBT POC RESET L	63
SDIO_CMD*/GPIO65	F4	BT PWR RST L	16 32 74
SDIO_D0/GPIO66 (IPD-ULTRST#)	D3	PCH STRP TOPBLK SWP L	41
SDIO_D1/GPIO67	E4	PD GPIO67	16
SDIO_D2/GPIO68	C3	PU GPIO68	16
SDIO_D3/GPIO69	E2	PD GPIO69	16

Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

Pull-up on TBT page
Requires connection to SMC via 1K series R

RAM Configuration Straps

SEE TABLES ON CSA 4.

SYNC MASTER=J64 2C

SYNC DATE=2014-01-16

PAGE TITLE

PCH GPIO/MISC/LPIO

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1907

REVISION

4.0.0

BRANCH

PAGE


22 OF 500

SHEET

16 OF 83

SIZE

D



D

C

B

A

D

C

B

A

D


C

B


A

SPI Bus Series Termination

MAT-CARD



LPC+SPI Connector




D


C

B

A




NOTE: If HOLD* is asserted
ROM will ignore SPI cycles
in normal and dual-IO modes.

SYNC MASTER=J64_2C		SYNC DATE=2014-01-17	
PAGE TITLE			
SPI ROM / LPC+SPI Conn.			
 Apple Inc.		DRAWING NUMBER	
		051-1907	
		SIZE D	
		REVISION	
		4.0.0	
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		26 OF 500	
		SHEET	
		18 OF 83	


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
742-0062	1	BAT,LI/CF,BR2032,3V,190MAH	BAT	CRITICAL	
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	
742-0080	742-0062	ALT_CMN		ALTERNATE	

RTC POWER SOURCES




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S009	1	RES,10K OHM,402	R2730	RTCRST:Y
132S033	1	CAP,0.1 UF,402	R2731	RTCRST:Y
116S000	4	RES,0 OHM,402	R2730	RTCRST:N
116S009	1	RES,10K OHM,402	R2731	RTCRST:N


PCH RTC Crystal




Clock series termination




PCH 24MHz Crystal




PCH Reset Button




ALL_SYS_PWRGD/CPU_VCCST_PWRGD Level-Shifter



PCH ME Disable Strap




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

SYNC MASTER=J64 2C		SYNC DATE=2014-01-21	
PAGE TITLE			
Chipset Support			
 Apple Inc.		DRAWING NUMBER	051-1907
		D	SIZE
		REVISION	4.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	27 OF 500
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	19 OF 83
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


FALCONRIDGE JTAG ISOLATION

TBTLC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH




NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.


NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary. Multi-router designs also require different circuitry.





Platform Reset Connections

Unbuffered




SYNCH MASTER-J64 2C		SYNCH DATE=2014-01-16	
PAGE TITLE			
Project Chipset Support			
 Apple Inc.		DRAWING NUMBER 051-1907	
		SIZE D	
		REVISION 4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 28 OF 500	
		SHEET 20 OF 83	





LPDDR3 CHANNEL A (0-31)




D


D

LPDDR3 CHANNEL B (0-31)

www.teknisi-indonesia.com



LPDDR3 CHANNEL B (32-63)





D

C

B

A



D

C

B

A

D


C

B

A


ENET Enable Generation

"ENET" = "S0" || ("S4" && "WOL_EN")




CRYSTAL


Ethernet 25MHz Clock





CAESAR IV ACTIVITY LED





Ethernet WAKE# Isolation



SYNC MASTER=J64_2C		SYNC DATE=2014-01-14	
PAGE TITLE			
ETHERNET SUPPORT			
 Apple Inc.		DRAWING NUMBER	051-1907
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 500
		SHEET	29 OF 83



SYNC MASTER=J501		SYNC DATE=2014-01-17	
PAGE TITLE			
ETHERNET CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-1907
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 500
		SHEET	30 OF 83



8

7

6

5

4

3




2

1

D

D

ANTENNA CABLE ROUTING






860-1438

860-00023

STANDOFFS FOR X28 CARD

SDF4200
4.5OD1.9H-SM-J64




860-00086


B

B


A


A |

SYNC MASTER=J64 2C		SYNC DATE=2014-01-15		A	
PAGE TYPE					
WIRELESS MECHANICAL					
		DRAWING NUMBER		SIZE	
Apple Inc.		051-1907		D	
		REVISION			
		4.0.0			
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE					
PROPRIETARY PROPERTY OF APPLE INC.					
THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE		42 OF 500	
		SHEET		33 OF 83	




BYPASS CHOKE WITH 2X ZERO-OHM RESISTERS.					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	2	RES, 0.0, 5, 1A, 0201, BLACK	L4320A, L4320B		SSD_CLK:NO_CHOKE

SYNC MASTER=J64 2C		SYNC DATE=2014-01-17	
PAGE TITLE			
SSD Connector			
 Apple Inc.		DRAWING NUMBER	051-1907
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	
		PAGE	43 OF 500
		SHEET	34 OF 83



SYNC MASTER=J64_2C		SYNC DATE=2014-01-15	
PAGE TITLE		HDD SATA CONNECTOR	
DRAWING NUMBER		051-1907	SIZE D
REVISION		4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		44 OF 500	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		35 OF 83	
IV ALL RIGHTS RESERVED			




SYNC MASTER=J501

SYNC DATE=2014-01-17

PAGE TITLE

USB EXTERNAL PORTS A & B

 Apple Inc.

DRAWING NUMBER
051-1907


REVISION
4.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
45 OF 500

SHEET
36 OF 83



SYNC MASTER=J501

SYNC DATE=2014-01-17

USB EXTERNAL PORTS C & D

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1907

REVISION

4.0.0

BRANCH

PAGE



46 OF 500

SHEET

37 OF 83


D

B




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
155S0806	1	FLTR,EMI,1KOHM,1A,0603,SM	L4800		

SYNC MASTER=J501		SYNC DATE=2014-01-17	
PAGE TITLE		IR/SIL, PWR BTN	
DRAWING NUMBER		051-1907	SIZE D
REVISION		4.0.0	BRANCH
PAGE		48 OF 500	SHEET
SHEET		39 OF 83	





SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.


SMC Crystal Circuit






SMC Controlled RTC Reset




RESUME RESET LOGIC




SMC12 PECI Support




PAGE TITLE		PAGE TITLE	
SMC Support		SMC Support	
Apple Inc.		Apple Inc.	
DRAWING NUMBER		DRAWING NUMBER	
051-1907		051-1907	
REVISION		REVISION	
4.0.0		4.0.0	
BRANCH		BRANCH	
PAGE		PAGE	
50 OF 500		50 OF 500	
SHEET		SHEET	
41 OF 83		41 OF 83	





www.teknisi-indonesia.com

SYMC MASTER-1201		SYMC DATE-2014-01-11	
PAGE TITLE			
High Side Current Sensing		DRAWING NUMBER	
 Apple Inc.		051-1907	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		4.0.0	
		BRANCH	
		PAGE	
		54 OF 500	
		SHEET	
		44 OF 83	

D

C

B



A


D


C


B

A



SYNC MASTER=J64 2C		SYNC DATE=2014-01-23	
PAGE TITLE			
THERMAL SENSORS			
 Apple Inc.	DRAWING NUMBER	051-1907	SIZE
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 500
		SHEET	45 OF 83





D

C

B

A

D

C


B


A

MONO SPEAKER AMPLIFIER

APN 353S2888

GAIN = 3 DB NOM TO ALLOW A LITTLE MORE THAN 1% THD POWER = 2.1W AT 4OHMS.
FC = ~114 HZ. RIN AT 3DB IS 28K.



SYNC MASTER=J501		SYNC DATE=2014-06-16	
PAGE TITLE			
AUDIO:SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	051-1907
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	
		PAGE	63 OF 500
		SHEET	50 OF 83

FAN CONTROL CIRCUIT

PP12V G3H

PP3V3 S0

SMC FAN 0 CTL

SMC FAN 0 TACH

FAN S0 EN L

FAN TACH0

FAN S0 EN L G

PP12V S0 FAN

PP12V S0 FANO F

FANO TACH F

FANO CTL F

12V DC

TACH

PWM

GND

518S0521

NOTE: ADDED TO PROTECT SMC

CRITICAL Q6500 FDC638P_G SM

CRITICAL L6510 220-OHM-1.4A

CRITICAL L6520 220-OHM-1.4A

CRITICAL L6500 FERR-220-OHM

CRITICAL J6500 78171-0004 M-RT-SM

R6502 100K 5% 1/16W MF-LF 4022

C6502 0.033UF 10% 50V X55 402

R6501 100K 5% 1/16W MF-LF 402

Q6501 SSM3K15FV SOD-VESM-HF

C6503 0.01UF 10% 50V X78-CERM 0402

C6505 2.2UF 10% 50V X55 603

C6506 2.2UF 10% 50V X55 603

C6507 0.01UF 10% 50V X78-CERM 0402

R6506 10K 5% 1/16W MF-LF 402

R6599 5K 5% 1/16W MF-LF 402

C6520 100PF 5% 50V 0402

C6500 100PF 5% 50V 0402


MIN LINE WIDTH=0.5MM MIN NECK WIDTH=0.2MM VOLTAGE=12V

MIN LINE WIDTH=0.5MM MIN NECK WIDTH=0.2MM VOLTAGE=12V

MIN NECK WIDTH=0.2MM MIN LINE WIDTH=0.5MM

MIN LINE WIDTH=0.5MM MIN NECK WIDTH=0.2MM VOLTAGE=12V

SYNC MASTER=J50I		SYNC DATE=2014-01-17	
PAGE TITLE Fan Control Circuit			
DRAWING NUMBER 051-1907		SIZE D	
REVISION 4.0.0		BRANCH	
PAGE 65 OF 500		SHEET 51 OF 83	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



FAN CONTROL CIRCUIT

NOTE: ADDED TO PROTECT SMC

COMPONENTS:

- Q6500: CRITICAL FDC638P_G SM
- Q6501: SSM3K15FV SOD-VESM-HF
- R6500: 10K 5% 1/16W MF-LF
- R6501: 100K 5% 1/16W MF-LF
- R6502: 100K 5% 1/16W MF-LF
- R6506: 10K 5% 1/16W MF-LF
- R6599: 5K 5% 1/16W MF-LF
- C6500: 100PF 5% 50V 0402
- C6502: 0.033UF 10% 255 402
- C6503: 0.01UF 10% 50V X7R-CERM 0402
- C6505: 2.2UF 10% 255 603
- C6506: 2.2UF 10% 255 603
- C6507: 0.01UF 10% 50V X7R-CERM 0402
- L6500: CRITICAL FERR-220-OHM
- L6510: CRITICAL 220-OHM-1.4A
- J6500: CRITICAL 78171-0004 M-RT-SM

CONNECTORS:

- PP12V G3H
- PP3V3 S0
- FAN S0 EN L
- FAN TACH0
- J6500: 12V DC, TACH, PWM, GND

FAN CONTROL CIRCUIT

PP12V G3H

PP3V3 S0

SMC FAN 0 CTL

SMC FAN 0 TACH

FAN S0 EN L

FAN TACH0

FAN S0 EN L G

PP12V S0 FAN

PP12V S0 FANO F

FANO TACH F

FANO CTL F

12V DC

TACH

PWM

GND

NOTE: ADDED TO PROTECT SMC

CRITICAL Q6500 FDC638P_G SM


CRITICAL L6510 220-OHM-1.4A

CRITICAL L6520 220-OHM-1.4A

CRITICAL L6500 FERR-220-OHM


CRITICAL J6500 78171-0004 M-RT-SM

518S0521




S0 Enables


Audio + PCH Sequencing Requirements:
5V (4.5V) -> 1.05V -> 3.3V -> 1.5V -> ALL SYS GOOD
POWER DOWN IN REVERSE ORDER.





PCH Power Goods



PCH_PWROK must remain low for 5ms minimum
after all rails are valid, per PCH EDS.

SYNC MASTER=J64_2C		SYNC DATE=02/03/2014	
PAGE TITLE			
POWER CONTROL 2:S0		DRAWING NUMBER	
 Apple Inc.		051-1907	SHEET
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		4.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		69 OF 500	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		54 OF 83	



SYNC MASTER=J64_2C		SYNC DATE=2014-01-21	
PAGE TITLE			
VR - 3.3V G3H AND 5V S4			
 Apple Inc.	DRAWING NUMBER	051-1907	SIZE D
	REVISION	4.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	72 OF 500
		SHEET	55 OF 83

D

C

B


A



C

B

A




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S1194	2	MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN	Q7510,Q7520	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN	Q7511,Q7521	CRITICAL	VCORE_FET:VSHY
376S00036	2	MOSFET,N-CH,30V,52A,5.9M,3.3X3.3 DFN8	Q7510,Q7520	CRITICAL	VCORE_FET:ONSEM
376S00037	2	MOSFET,N-CH,30V,64A,3.3M,3.3X3.3 DFN8	Q7511,Q7521	CRITICAL	VCORE_FET:ONSEM

685-00028	1	COMP SET,VCORE FETS,VISHAY	VSET1	CRITICAL	VCORE_FET:ALTERNATES
-----------	---	----------------------------	-------	----------	----------------------

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-00029	685-00028	VCORE_FET:ALTERNATES	VSET1	ALTERNATE

SYMC PARTSHEET-341SYMC DATE:2014-01-11

CPU VR12.6 VCC POWER STAGE


 Apple Inc.




DRAWING NUMBER
051-1907
REVISION
4.0.0
BRANCH
PAGE
75 OF 500
SHEET
58 OF 83


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


Switching freq: 500 kHz OC trip point: 12.4 A = $\frac{R7750 * 8.5 \text{ E-6}}{R7710}$

FSEL STRAP	SW FREQ
GND	300 kHz
VCC	1 MHz
100k to GND	600 kHz
FLOAT	500 kHz








SYNC MASTER=J50I		SYNC DATE=2014-01-17	
PAGE TITLE			
VR - MISC			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1907	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT NOT TO REPRODUCE OR COPY IT IT NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED		REVISION	
		4.0.0	
		BRANCH	
		PAGE	
		78 OF 500	
		SHEET	
		60 OF 83	



www.teknisi-indonesia.com

SYNC MASTER=J501		SYNC DATE=2014-01-17	
PAGE TITLE			
PSU CONNECTOR, MISC CAPS			
 Apple Inc.		DRAWING NUMBER	051-1907
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	79 OF 500
		SHEET	61 OF 83





Part	SLG5AP304V
Type	Load Switch
R(on)	7.8 mOhm Typ
@ 1.05V	9.6 mOhm Max
Max Current = 4A (85C)	

1.05V TBT "CIO" Switch
INTERNAL SWITCH NOT FUNCTIONAL ON FR.

OMIT TABLE

U9000
FALCON-RIDGE
SYM 2 OF 2
CRITICAL

VCC


GND

TBT "POC" Power-up Reset

A2, B1, and C2 are the ground current pins for A4, A6, and B3. They should be routed as a shape to the anode of D9120.

SYNC MASTER=J64 2C		SYNC DATE=2014-01-17	
PAGE TITLE		Thunderbolt Host (2 of 2)	
Apple Inc.		DRAWING NUMBER	051-1907
NOTICE OF PROPRIETARY PROPERTY:		REVISION	4.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	91 OF 500
I NOT TO REPRODUCE OR COPY IT		SHEET	63 OF 83
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).



3.3V TBT POC FET

EMI CAN PADS, SLOTS

EMI GASKET BUMPERS


PROBE POINTS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-00164	1	FRAME,EMI SHIELD,MLB,J64	SH9200	CRITICAL	?

tekniisi-indonesia

725-00035

PAGE TITLE		SYNC DATE=2013-08-14	
TBT POWER SUPPORT		DRAWING NUMBER	051-1907
Apple Inc.		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	92 OF 500
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	64 OF 83
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





DDC Crossbar


Only necessary on dual-port hosts.
On single-port hosts alias TBTPA_DDC to TBTSNK0_DDC.
NEVER SEND AUXCH THROUGH CROSSBAR!


DDC Pull-Ups


2.2k pull-ups are required by PCH
to indicate active display interface.
DP++ spec violation, should remove!
NOTE: Only DDC_DATA is sensed, so DDC_CLK
pull-ups are unstuffed.





SYNC MASTER=J64 2C		SYNC DATE=2014-01-14	
PAGE TITLE			
TBT MISC			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-1907		D
	REVISION		4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	
THE POSSESSOR AGREES TO THE FOLLOWING:		93 OF 500	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		65 OF 83	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








SYNC MASTER=J64 2C		SYNC DATE=2014-01-16	
PAGE TITLE		HDMI CONNECTOR	
 Apple Inc.	DRAWING NUMBER		051-1907
	REVISION		4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	
		98 OF 500	
		SHEET	
		70 OF 83	





AUTO-CONSTRAINTS PG 1

AUD_*

	Physical	Spacing	Voltage	Netname
REQ		AUDIO		AUD_CH_HS_GND 46 49
REQ		AUDIO		AUD_CODEC_HPO_L 46
REQ		AUDIO		AUD_CODEC_HPO_R 46
REQ		AUDIO		AUD_CODEC_HS_MICN 46
REQ		AUDIO		AUD_CODEC_HS_MICP 46
REQ	AUD_0P2MM	AUDIO		AUD_CODEC_LI_L_N 46 48
REQ	AUD_0P2MM	AUDIO		AUD_CODEC_LI_L_P 46 48
REQ	AUD_0P2MM	AUDIO		AUD_CODEC_LI_R_N 46 48
REQ	AUD_0P2MM	AUDIO		AUD_CODEC_LI_R_P 46 48
REQ		AUDIO		AUD_CONNJ1_MIC 49 81
REQ		AUDIO		AUD_CONNJ1_RING 49 81
REQ		AUDIO		AUD_CONNJ1_SLEEVE 49 81
REQ		AUDIO		AUD_CONNJ1_TIP 49 81
REQ		AUDIO		AUD_CONNJ1_TIPDET1 49
REQ		AUDIO		AUD_CONNJ1_TIPDET2 49
REQ		AUDIO		AUD_CONNJ1_TIPDET 49 81
REQ		AUDIO		AUD_CONNJ2_RING 49 81
REQ		AUDIO		AUD_CONNJ2_SLEEVE 49 81
REQ		AUDIO		AUD_CONNJ2_SPDIF_IN 49 81
REQ		AUDIO		AUD_CONNJ2_TIP 49 81
REQ		AUDIO		AUD_CONNJ2_TIPDET 49
REQ		AUDIO		AUD_CONNJ2_TIPDET 49 81
REQ		AUDIO		AUD_FILT_HS_MICN 46
REQ		AUDIO		AUD_FILT_HS_MICP 46
REQ		AUDIO		AUD_HPO_L 46 49
REQ		AUDIO		AUD_HPO_R 46 49
REQ		AUDIO		AUD_HPO_REFCH 46 49
REQ		AUDIO		AUD_HPO_REFCH_XW 49
REQ		AUDIO		AUD_HPO_REFUS 46 49
REQ		AUDIO		AUD_HPO_REFUS_XW 49
REQ		AUDIO		AUD_HPO_TIPDET1 46 49 81
REQ		AUDIO		AUD_HPO_TIPDET2 46 49 81
REQ		AUDIO		AUD_HPO_TIPDET 46 49
REQ		AUDIO		AUD_HSBIAS 46
REQ		AUDIO		AUD_HSBIAS_FILT 46
REQ		AUDIO		AUD_HSBIAS_IN 46
REQ		AUDIO		AUD_HSBIAS_REF 46
REQ		AUDIO		AUD_HS_MICN 46
REQ		AUDIO		AUD_HS_MICP 46
REQ		AUDIO		AUD_IPHS_SWITCH_EN 14
REQ		AUDIO	0V	AUD_LI_GND 48 49
REQ		AUDIO		AUD_LI_INL 48 49
REQ		AUDIO		AUD_LI_INR 48 49
REQ		AUDIO		AUD_LI_LF 48
REQ		AUDIO		AUD_LI_RF 48
REQ		AUDIO		AUD_LI_TIPDET 46 49 81
REQ		AUDIO		AUD_LI_TIPDET 46 49
REQ	1 1 DIFFPAIR	AUDIO		AUD_LO2_L_N 46
REQ	1 1 DIFFPAIR	AUDIO		AUD_LO2_L_P 46
REQ		AUDIO		AUD_PWR_EN 14
REQ		AUDIO		AUD_SPDIF_IN 47 49
REQ		AUDIO		AUD_SPDIF_OUT 47 49 81
REQ	1 1 DIFFPAIR	AUDIO		AUD_SPKR_N 46 50
REQ	1 1 DIFFPAIR	AUDIO		AUD_SPKR_P 46 50
REQ		AUDIO		AUD_SPKR_SHDN 47 50
REQ		AUDIO		AUD_US_HS_GND 46 49

BT_*

	Physical	Spacing	Netname
REQ	50 OHM SE	PM	BT_PWR_RST_L 16 32
REQ	50 OHM SE	PM	BT_RESET_MASK_L 20 32
REQ	50 OHM SE	PM	BT_VBUS_EN 32

CIV_*

Physical	Spacing	Netname
REQ 50 OHM SE	PM	CIV_ENET_RESET_L 28 31

CODEC_*

Spacing	Netname
REQ AUDIO	CODEC_FLYN 46
REQ AUDIO	CODEC_FLYP 46
REQ AUDIO	CODEC_VCOM 46
REQ AUDIO	CODEC_VREF_ADC 46

CPUVR_*

Physical	Spacing	Netname
REQ 50 OHM SE	PM	CPUVR_IMON 43 57
REQ SMB 50SE	SMB	CPUVR_ISNS1_N 58
REQ SMB 50SE	SMB	CPUVR_ISNS1_P 58
REQ SMB 50SE	SMB	CPUVR_ISNS2_N 58
REQ SMB 50SE	SMB	CPUVR_ISNS2_P 58

CPU_*

Physical	Spacing	Netname
REQ 50 OHM SE	PM	CPU_CATERR_L 3 7 40
REQ 50 OHM SE	PM	CPU_CATERR_RL 3 82
REQ 50 OHM SE	PM	CPU_CFG<0..19> 7 17 81
REQ RCOMP_PHYS	RCOMP SP	CPU_CFG_RCOMP 7
REQ 50 OHM SE	PM	CPU_MEMVTT_PWR_EN_LSVDDQ 7 53
REQ RCOMP_PHYS	RCOMP SP	CPU_OPI_RCOMP 7
REQ 50 OHM SE	PECI	CPU_PECI 7 40 41
REQ 50 OHM SE	PECI	CPU_PECI_R 41
REQ 50 OHM SE	PM	CPU_PROCHOT_L 7 40 41 57
REQ 50 OHM SE	PM	CPU_PROCHOT_R_L 7
REQ SMB 50SE	SMB	CPU_PROX_THRM_N 45
REQ SMB 50SE	SMB	CPU_PROX_THRM_P 45
REQ 50 OHM SE	PM	CPU_PWR_DEBUG 9 17 81
REQ RCOMP_PHYS	RCOMP LG	CPU_SM_RCOMP<0..2> 7
REQ VR_SENSE	VR_SENSE	CPU_VCCSENSE_N 10 57
REQ VR_SENSE	VR_SENSE	CPU_VCCSENSE_P 9 57
REQ VR_SENSE	VR_SENSE	CPU_VCCSENSE_P_R 57
REQ VR_SENSE	VR_SENSE	CPU_VCCSENSE_P_RC 57
REQ 50 OHM SE	PM	CPU_VCCST_PWRGD 9 17 19
REQ 50 OHM SE	SVID SP	CPU_VIDALERT_L 9 57
REQ 50 OHM SE	SVID SP	CPU_VIDALERT_R_L 9
REQ 50 OHM SE	SVID SP	CPU_VIDCLK 9 57
REQ 50 OHM SE	SVID SP	CPU_VIDCLK_R 9
REQ 50 OHM SE	SVID SP	CPU_VIDSOUT 9 57
REQ 50 OHM SE	SVID SP	CPU_VIDSOUT_R 9
REQ 50 OHM SE	PM	CPU_VR_EN 9 57
REQ 50 OHM SE	PM	CPU_VR_READY 9 57

AGND_*

Physical	Spacing	Voltage	Netname
REQ VR_CTL	GND SP	0V	AGND_P1V05S0 59
REQ VR_CTL	GND SP	0V	AGND_P1V2_S3 56

ALL_*

Physical	Spacing	Netname
REQ 50 OHM SE	PM	ALL_PWRGD_DLY 54
REQ 50 OHM SE	PM	ALL_SYS_PWRGD 37 39 40 54

AMBIENT1_*

Physical	Spacing	Netname
REQ SMB 50SE	SMB	AMBIENT1_THRMD_N 45
REQ SMB 50SE	SMB	AMBIENT1_THRMD_P 45

AMBIENT2_*


Physical	Spacing	Netname
REQ SMB 50SE	SMB	AMBIENT2_THRMD_N 45
REQ SMB 50SE	SMB	AMBIENT2_THRMD_P 45

AMBIENT3_*

Physical	Spacing	Netname
REQ SMB 50SE	SMB	AMBIENT3_THRMD_N 45
REQ SMB 50SE	SMB	AMBIENT3_THRMD_P 45

AP_*

Physical	Spacing	Netname
REQ 50 OHM SE	PM	AP_RESET_L 16 32
REQ 50 OHM SE	PM	AP_SOIX_WAKE_L 16



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

MEM_*

	Physical	Spacing	EC set	Netname
597	70 OHM DIFF	MEM B DQS 1	MEM B DQS1	MEM B DQS P<1>
598	70 OHM DIFF	MEM B DQS 2	MEM B DQS2	MEM B DQS P<2>
599	70 OHM DIFF	MEM B DQS 3	MEM B DQS3	MEM B DQS P<3>
600	70 OHM DIFF	MEM B DQS 4	MEM B DQS4	MEM B DQS P<4>
601	70 OHM DIFF	MEM B DQS 5	MEM B DQS5	MEM B DQS P<5>
602	70 OHM DIFF	MEM B DQS 6	MEM B DQS6	MEM B DQS P<6>
6100	70 OHM DIFF	MEM B DQS 7	MEM B DQS7	MEM B DQS P<7>
6101	MEM 40S	MEM CTRL		MEM B DQTO CPU
6102	WIDE			MEM B ZQ<0...3>

MEM *

NC_*

	Physical	Spacing	No test	Netname	
0000	SMB 50SE	SMB	TRUE	NC CLINK CLK	16
0000	SMB 50SE	SMB	TRUE	NC CLINK DATA	16
0000			TRUE	NC CLINK RESET L	16
0000			TRUE	NC DP INT AUXCH CN	6
0000			TRUE	NC DP INT AUXCH CP	6
0000			TRUE	NC DP INT ML CN0	6
0000			TRUE	NC DP INT ML CN1	6
0000			TRUE	NC DP INT ML CN2	6
0000			TRUE	NC DP INT ML CN3	6
0000			TRUE	NC DP INT ML CP0	6
0000			TRUE	NC DP INT ML CP1	6
0000			TRUE	NC DP INT ML CP2	6
0000			TRUE	NC DP INT ML CP3	6
0000			TRUE	NC DP TBTSRC AUXCH CN	62
0000			TRUE	NC DP TBTSRC AUXCH CP	62
0000			TRUE	NC DP TBTSRC ML CN<0..3>	62
0000			TRUE	NC DP TBTSRC ML CP<0..3>	62
0000			TRUE	NC EDP BKLT PWM	14
0000			TRUE	NC EDP DISP UTIL	14
0000			TRUE	NC ENET CE L MS INS L	28
0000			TRUE	NC ITPXDP CLK100MH	13
0000			TRUE	NC ITPXDP CLK100MP	13
0000			TRUE	NC MEM A RSVD1	8
0000			TRUE	NC MEM A RSVD2	8
0000			TRUE	NC MEM B RSVD3	8
0000			TRUE	NC MEM B RSVD4	8
0000			TRUE	NC MEM EVENT L	40
0000			TRUE	NC MEM RESET L	40
0000			TRUE	NC MEM VDD SEL 1V5 L	16
0000			TRUE	NC PCH I2S1 SCLK	13
0000			TRUE	NC PCH I2S1 SFRM	13
0000			TRUE	NC PCH I2S1 TXD	13
0000			TRUE	NC PCIE CLK100M CAMERAN	13
0000			TRUE	NC PCIE CLK100M CAMERAP	13
0000			TRUE	NC SATA B D2RN	13
0000			TRUE	NC SATA B D2RP	13
0000			TRUE	NC SATA B R2D CN	13
0000			TRUE	NC SATA B R2D CP	13
0000			TRUE	NC SMBUS SMC 0 S0 SCL	40
0000			TRUE	NC SMBUS SMC 0 S0 SDA	40
0000			TRUE	NC SMBUS SMC 2 S3 SCL	40
0000			TRUE	NC SMBUS SMC 2 S3 SDA	40
0000			TRUE	NC SMBUS SMC 3 SCL	40
0000			TRUE	NC SMBUS SMC 3 SDA	40
0000			TRUE	NC SMBUS SMC 4 ASF SCL	40
0000			TRUE	NC SMBUS SMC 4 ASF SDA	40
0000			TRUE	NC SMBUS SMC 5 G3 SCL	40
0000			TRUE	NC SMBUS SMC 5 G3 SDA	40
0000			TRUE	NC SMC ADAPTER EN	40
0000			TRUE	NC SMC ADC20	40
0000			TRUE	NC SMC ADC22	40
0000			TRUE	NC SMC ADC23	40
0000			TRUE	NC SMC BATLOW L	40
0000			TRUE	NC SMC FAN 1 CTL	40
0000			TRUE	NC SMC FAN 1 TACH	40
0000			TRUE	NC SMC GFX OVERTEMP	40
0000			TRUE	NC SMC GFX THROTTLE L	40
0000			TRUE	NC SMC HIB L	40

	Physical	Spacing	Netname
R24	50 OHM SE	PM	LPC_AD<0...3>
R27	50 OHM SE	PM	LPC_AD_R<0...3>
R26	50 OHM SE	CLK	LPC_CLK24M_LPCPLUS
R25	50 OHM SE	CLK	LPC_CLK24M_LPCPLUS_R
R30	50 OHM SE	CLK	LPC_CLK24M_SMC
R31	50 OHM SE	CLK	LPC_CLK24M_SMC_R
R29	50 OHM SE	PM	LPC_FRAME_L
R32	50 OHM SE	PM	LPC_FRAME_R_L
R34	50 OHM SE	PM	LPC_PWDWN_L
R35	50 OHM SE	PM	LPC_SERIRQ

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

DCBA

INTS GENERATED Thu 03/20/14 04:41:10 PM

T101
 T102

teknisi-indonesia

	Physical	Spacing	Voltage	Netname
U100	HI_PWR	POWER SP	1.2V	PP12V_G3H 1 44 51 55 59 60 61
U101	HI_PWR	POWER SP	1.2V	PP12V_G3H_CFU 1 44 57 58
U102	HI_PWR	POWER SP	1.2V	PP12V_G3H_DDR 1 44 56
U103	HI_PWR	POWER SP	1.2V	PP12V_G3H_P5U 1 44 61 81
U104	HI_PWR	POWER SP	1.2V	PP12V_G3H_TBT 1 44 66 67
U105	POWER	POWER SP	1.2V	PP12V_S0_FAN 51
U106	POWER	POWER SP	1.2V	PP12V_S0_FAN0_F 51 81

D

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

PP1V2_*

Physical	Spacing	Voltage	Netname
WIDE	POWER_SP	1.2V	PP1V2_ENET
POWER	POWER_SP	1.2V	PP1V2_S3 MEM
POWER	POWER_SP	1.2V	PP1V2_S3 REG

PP1V5_*

Physical	Spacing	Voltage	Netname
POWER	POWER_SP	1.5V	PP1V5_S0
WIDE	POWER_SP	1.5V	PP1V5_S0 AUDIO DIG

PP1V8_*

Physical	Spacing	Voltage	Netname
POWER	POWER_SP	1.8V	PP1V8_S3
POWER	POWER_SP	1.8V	PP1V8_S3 P1V5 LDO
POWER	POWER_SP	1.8V	PP1V8_S3 REG

PP3V3RHHV_*

Physical	Spacing	Voltage	Netname
WIDE	POWER_SP	1.2V	PP3V3RHHV_SW_TBT_A_PWR
WIDE	POWER_SP	1.2V	PP3V3RHHV_SW_TBT_B_PWR

PP3V3_*

Physical	Spacing	Voltage	Netname
POWER	POWER_SP	3.3V	PP3V3_ENET
POWER	POWER_SP	3.3V	PP3V3_G3H
WIDE	POWER_SP	3.3V	PP3V3_G3_RTC
POWER	POWER_SP	3.3V	PP3V3_S0
WIDE	POWER_SP	3.3V	PP3V3_S0 AUDIO ANALOG
POWER	POWER_SP	3.3V	PP3V3_S0 SSD FET
POWER	POWER_SP	3.3V	PP3V3_S4
POWER	POWER_SP	3.3V	PP3V3_S5
WIDE	POWER_SP	3.3V	PP3V3_SW_SD_PWR
WIDE	POWER_SP	3.3V	PP3V3_SW_TBT_A_PWR
WIDE	POWER_SP	3.3V	PP3V3_SW_TBT_B_PWR

PP5V_*

Physical	Spacing	Voltage	Netname
WIDE	POWER_SP	5V	PP5V_G3H
WIDE	POWER_SP	5V	PP5V_G3H LDO
WIDE	POWER_SP	5V	PP5V_HDMI_DDC CONN
WIDE	POWER_SP	5V	PP5V_HDMI_DDC FUSE
WIDE	POWER_SP	5V	PP5V_HDMI_DDC S0
WIDE	POWER_SP	5V	PP5V_HDMI_DDC S0 F
POWER	POWER_SP	5V	PP5V_S0
POWER	POWER_SP	5V	PP5V_S0 AUDIO_XW
POWER	POWER_SP	5V	PP5V_S0_SKPRAMP
POWER	POWER_SP	5V	PP5V_S4
WIDE	POWER_SP	5V	PP5V_S4 EXTA F
WIDE	POWER_SP	5V	PP5V_S4 EXTA ILIM
WIDE	POWER_SP	5V	PP5V_S4 EXTB F
WIDE	POWER_SP	5V	PP5V_S4 EXTB ILIM
WIDE	POWER_SP	5V	PP5V_S4 EXTC F
WIDE	POWER_SP	5V	PP5V_S4 EXTC ILIM
WIDE	POWER_SP	5V	PP5V_S4 EXTD F
WIDE	POWER_SP	5V	PP5V_S4 EXTD ILIM
POWER	POWER_SP	5V	PP5V_S4 REG

PPHV_*

Physical	Spacing	Voltage	Netname
WIDE	POWER_SP	1.2V	PPHV_SW_TBT_A_PWR
WIDE	POWER_SP	1.2V	PPHV_SW_TBT_B_PWR

PPVBATT_*

Physical	Spacing	Voltage	Netname
WIDE	POWER_SP	3.3V	PPVBATT_G3_RTC

PPVCC_*

Physical	Spacing	Voltage	Netname
POWER	POWER_SP	1.25V	PPVCC_S0 CPU

REG_*

Physical	Spacing	Di/Dt	Netname
VR_GATE	VR_UG	TRUE	REG_BOOT_P1V05S0
VR_GATE	VR_UG	TRUE	REG_BOOT_P1V05S0 RC
VR_GATE	VR_UG	TRUE	REG_BOOT_P1V2_S3
VR_GATE	VR_UG	TRUE	REG_BOOT_P1V2_S3 RC
VR_GATE	VR_LG	TRUE	REG_LGATE_P1V05S0
VR_GATE	VR_LG	TRUE	REG_LGATE_P1V2_S3
50 OHM SE			REG_P1V2_S3 MODE
VR_CTL			REG_P1V2_S3 REFIN
50 OHM SE			REG_P1V2_S3 TRIP
VR_CTL			REG_P1V2_S3 VDDQSNS
VR_CTL			REG_P1V2_S3 VREF
VR_CTL			REG_P1V2_S3 VTTRFF
VR_CTL			REG_P1V2_V5IN
VR PHASE	VR PHASE	TRUE	REG_PHASE_P1V05S0
VR PHASE	VR PHASE	TRUE	REG_PHASE_P1V05S0 L
AUD_0P5MM	VR PHASE	TRUE	REG_PHASE_P1V2_S3
AUD_0P5MM	VR PHASE	TRUE	REG_PHASE_P1V2_S3 L
VR CTL	VR PHASE	TRUE	REG_SNUBBER_P1V05S0
VR PHASE	VR PHASE	TRUE	REG_SNUBBER_P1V2_S3
VR_GATE	VR_UG	TRUE	REG_UGATE_P1V05S0
VR_GATE	VR_UG	TRUE	REG_UGATE_P1V05S0 R
VR_GATE	VR_UG	TRUE	REG_UGATE_P1V2_S3

RTCPWR_*

Physical	Spacing	Netname
50 OHM SE	PM	RTCPWR_GT

RTC_*

Physical	Spacing	Netname
50 OHM SE	PM	RTC RESET L
50 OHM SE	PM	RTC RESET L R

S5_*

Physical	Spacing	Netname
50 OHM SE	PM	S5_PWRGD

AUTO-CONSTRAINTS GENERATED Thu 03/20/14 04:41:10 PM



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

DCBABABABA

136

264264264I76187211221122112T11

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

CB53E67

170
171

188D

8	7	6	5	4	3	2	1
FUNCTIONAL TEST POINTS				TEST POINTS REQUIRED			
AIRPORT/BT CONN. (J4100)				SPEAKER CONNECTOR (J6300)			
FUNC_TEST				FUNC_TEST			
PP3V3 G3S BT F				SPKRAMP P OUT			
PP3V3 WLAN FET				SPKRAMP N OUT			
AP CLKREQ O L				FAN CONNECTOR (J6500)			
AP RESET CONN L				FUNC_TEST			
PCIE AP D2R N				PP12V S0 FAN0 F			
PCIE AP D2R P				FAN0 CTL F			
PCIE AP R2D N				FAN0 TACH F			
PCIE AP R2D P				GND			
PCIE CLK100M AP CONN N				PSU CONNECTOR (J7900)			
PCIE CLK100M AP CONN P				FUNC_TEST			
USB BT CONN N				PP12V G3H PSU			
USB BT CONN P				PSU TEMP			
WIFI EVENT L				GND			
WIFI WAKE L				BATTERY HOLDER (J2700)			
GND				FUNC_TEST			
HDD CONNECTOR (J4401)				PPVBATT G3 RTC			
PP5V S0 HDD1				GND			
SATA A D2R N				XDP CONNECTOR (J2400)			
SATA A D2R P				FUNC_TEST			
SATA A R2D C N				PP1V05 S0			
SATA A R2D C P				CPU CFG<19..0>			
SSD1 OOBDR2R L				CPU PWR DEBUG			
SSD1 OOBDR2D L				SMB CPU XDP_SCL			
GND				SMB CPU XDP_SDA			
SSD CONNECTOR (J4300)				XDP BPM L<0>			
PP3V3 S0 SSD				XDP BPM L<1>			
PCIE CLK100M SSD F N				XDP CPU PRDY L			
PCIE CLK100M SSD F P				XDP CPU PREQ L			
PCIE SSD D2R N<0>				XDP CPU PRESENT L			
PCIE SSD D2R N<1>				XDP CPU PWRBTN L			
PCIE SSD D2R P<0>				XDP CPU TCK			
PCIE SSD D2R P<1>				XDP CPU VCCST_PWRGD			
PCIE SSD R2D N<0>				XDP CPURST L			
PCIE SSD R2D N<1>				XDP DBRESET L			
PCIE SSD R2D P<0>				XDP PCH TCK			
PCIE SSD R2D P<1>				XDP PCH TDI			
SMC SSD OOBDR2R L				XDP PCH TDO			
SMC SSD OOBDR2D L				XDP PCH TMS			
SSD CLKREQ L				XDP SYS_PWROK			
SSD RESET L				XDP TRST L			
GND				GND			
IR/LED CONNECTOR (J4800)				MATT CARD CONNECTOR (J2600)			
PP1RRCVR F				FUNC_TEST			
IRRCVR OUT				PP3V3 S5			
SMC SYS_LED_DR				PP5V S0			
GND_IR_F				LPC_AD<3..0>			
GND				LPC_CLK24M_LPCPLUS			
POWER BUTTON CONNECTOR (J4801)				LPC_FRAME_L			
POWER BTN				LPC_PWRDWN_L			
POWER BTN RTN				LPC_SERIRQ			
AUDIO JACKS (J6100)				LPCPLUS_RESET_L			
PP3V3 S0				PM_CLKRUN_L			
AUD_CONNJ1_MIC				SMC_RESET_L			
AUD_CONNJ1_RING				SMC_ROMBOOT			
AUD_CONNJ1_SLEEVE				SMC_RX_L			
AUD_CONNJ1_TIP				SMC_TCK			
AUD_CONNJ1_TYPERDET				SMC_TDI			
AUD_CONNJ2_RING				SMC_TDO			
AUD_CONNJ2_SLEEVE				SMC_TMS			
AUD_CONNJ2_SPDIF_IN				SMC_TX_L			
AUD_CONNJ2_TIP				SPI_ALT_CLK			
AUD_CONNJ2_TYPERDET				SPI_ALT_CS_L			
AUD_HPO_TIPDET1				SPI_ALT_MISO			
AUD_HPO_TIPDET2				SPI_ALT_MOSI			
AUD_LI_TIPDET				SPIROM_USE_MLB			
AUD_SPDIF_OUT				XDP_LPCPLUS_GPIO			
GND				GND			

(NC_* NETS ARE ON AUTO-CONSTRAINT PAGES.)

MISC NETS

NO_TEST		
TRUE	CPU_CATERR_RL	3 74
TRUE	DP0GAN0	64 75
TRUE	DP0GAP0	64 75
TRUE	DP1GAN3	64 75
TRUE	DP1GAP3	64 75
TRUE	ENET_ACT	29
TRUE	ENET_SR_VFB	28 29
TRUE	PLV05TRT_SW	63

MISC NETS

NO_TEST		
REG0	TRUE	CPUVR_PH1_SNUB 5.8
REG0	TRUE	CPUVR_PH2_SNUB 5.8
REG0	TRUE	REG_SNUBBER_P1V05S0 5.9 7.8
REG0	TRUE	LDO_DDRVTTSS0_SNS 5.6 7.6
REG0	TRUE	PU_GPIO46 1.6
REG0	TRUE	PD_GPIO13 1.6

MISC NETS


NO_TEST		
REG0	TRUE	CPUVR_PH1_SNUB 5.8
REG0	TRUE	CPUVR_PH2_SNUB 5.8
REG0	TRUE	REG_SNUBBER_P1V05S0 5.9 7.8
REG0	TRUE	LDO_DDRVTTSS0_SNS 5.6 7.6
REG0	TRUE	PU_GPIO46 1.6
REG0	TRUE	PD_GPIO13 1.6


USB NETS

NO_TEST				
9890	TRUE	USB3	EXTA	D2R P
9891	TRUE	USB3	EXTA	R2D C P
9892	TRUE	USB3	EXTA	R2D C N
9893	TRUE	USB3	EXTA	R2D P
9894	TRUE	USB3	EXTA	R2D N
9895	TRUE	USB3	EXTB	D2R P
9896	TRUE	USB3	EXTB	D2R N
9897	TRUE	USB3	EXTB	R2D C P
9898	TRUE	USB3	EXTB	R2D C N
9899	TRUE	USB3	EXTB	R2D P
9900	TRUE	USB3	EXTB	R2D N
9901	TRUE	USB3	EXTC	D2R N
9902	TRUE	USB3	EXTC	R2D C P
9903	TRUE	USB3	EXTC	R2D P
9904	TRUE	USB3	EXTC	R2D N
9905	TRUE	USB3	EXTD	D2R P
9906	TRUE	USB3	EXTD	D2R N
9907	TRUE	USB3	EXTD	R2D C P
9908	TRUE	USB3	EXTD	R2D C N
9909	TRUE	USB3	EXTD	R2D P
9910	TRUE	USB3	EXTD	R2D N

USB NETS


NO_TEST				
9890	TRUE	USB3	EXTA	D2R P
9891	TRUE	USB3	EXTA	R2D C P
9892	TRUE	USB3	EXTA	R2D C N
9893	TRUE	USB3	EXTA	R2D P
9894	TRUE	USB3	EXTA	R2D N
9895	TRUE	USB3	EXTB	D2R P
9896	TRUE	USB3	EXTB	D2R N
9897	TRUE	USB3	EXTB	R2D C P
9898	TRUE	USB3	EXTB	R2D C N
9899	TRUE	USB3	EXTB	R2D P
9900	TRUE	USB3	EXTB	R2D N
9901	TRUE	USB3	EXTC	D2R N
9902	TRUE	USB3	EXTC	R2D C P
9903	TRUE	USB3	EXTC	R2D P
9904	TRUE	USB3	EXTC	R2D N
9905	TRUE	USB3	EXTD	D2R P
9906	TRUE	USB3	EXTD	D2R N
9907	TRUE	USB3	EXTD	R2D C P
9908	TRUE	USB3	EXTD	R2D C N
9909	TRUE	USB3	EXTD	R2D P
9910	TRUE	USB3	EXTD	R2D N

SYNC MASTER-J64 2C		SYNC DATE-03/11/2014	
PAGE TITLE			
NO TEST PROPERTIES			
	Apple Inc.		DRAWING NUMBER 051-1907
			SIZE D
		REVISION 4.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 151	OF 500
		SHEET 82	OF 83



LAST SCHEMATIC PAGE.

FORCES CROSS REFERENCE PAGES TO COME AFTER THIS.
SKIPS ANY TEMPORARY PAGES I MIGHT MAKE.

PAGE TITLE LAST SCHEMATIC PAGE		
 Apple Inc.	DRAWING NUMBER 051-1907	SIZE D
	REVISION 4.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE 500 OF 500	
	SHEET	83 OF 83